

**WE CLAIM:**

1. A cache, comprising a plurality of independently addressable cachelets, the cachelets collectively to respond to multiple load requests in a single clock cycle.
2. The cache of claim 1, wherein the cache is a member of a multiple layer cache system.
3. The cache of claim 1, further comprising an address manager, coupled to an input of the cache and to each of the cachelets.
4. The cache of claim 1, wherein each cachelet comprises:  
a plurality of cache entries, each cache entry having tag and data fields,  
an address decoder coupled to an address input and to the cache entries, and  
a tag comparator coupled to the address input and to the tag fields of the cache entries.
5. The cache of claim 4, wherein the address inputs of each of the cachelets are independent from each other.
6. A processing system, comprising:  
the cache of claim 1,  
an instruction decoder,  
an address manager coupled to the instruction decoder, and  
a plurality of load units coupled to the address manager, each of the load units coupled to a respective one of the cachelets.
7. A processing system, comprising:  
the cache of claim 1,  
an instruction decoder,  
a plurality of load units coupled to the instruction decoder,  
an interconnect providing dynamic communication between the load units and the cachelets.
8. A cache assignment method, comprising:

receiving plural data requests, and  
simultaneously directing one data request to a respective cachelet within the  
cache.

9. The cache assignment method of claim 8, wherein the data requests are  
associated with respective cachelet pointers, the method further comprising:

determining whether any of the cachelet pointers conflict with any other cachelet  
pointers,

forwarding any data requests associated with non-conflicting cachelet pointers to  
cachelets identified by the respective pointers.

10. The cache assignment method of claim 8, wherein the data requests are  
associated with respective cachelet pointers, the method further comprising:

if a conflict occurs among cachelet pointers, forwarding one of the data requests  
associated with a conflicting cachelet pointer to the identified cachelet, and

reassigning data requests associated with remaining conflicting cachelet pointers  
to unused cachelets.

11. The cache assignment method of claim 10, wherein multiple data requests having  
a common set address are forwarded to different cachelets.

12. The cache assignment method of claim 8, wherein the data requests are  
associated with respective cachelet pointers, the method further comprising:

determining whether any of the cachelet pointers are valid,

forwarding data requests having valid cachelet pointers to the addressed cachelet,  
and

assigning remaining data requests to unused cachelets according to a default  
assignment scheme.

13. The cache assignment method of claim 8, wherein copies of a single data item  
may be stored in multiple cachelets.

14. A cache assignment method, comprising:

receiving plural data requests and associated cachelet pointers, the cachelet  
pointers addressing one of a plurality of cachelets within a cache,

determining whether any of the cachelet pointers conflict with any other cachelet pointers,

forwarding non-conflicting data requests to a cachelet identified by the cachelet pointer,

for the conflicting data requests, forwarding one of the conflicting data requested to the identified cachelet and

reassigning remaining conflicting data requests to unused cachelets.

15. The cache assignment method of claim 8, wherein the data requests are associated with respective cachelet pointers, the method further comprising:

determining whether any of the cachelet pointers are valid, and

assigning remaining data requests to unused cachelets according to a default assignment scheme.

16. A cache assignment method, comprising:

receiving plural data requests and associated cachelet pointers, the cachelet pointers addressing one of a plurality of cachelets within a cache,

determining whether any of the cachelet pointers are valid,

forwarding data requests having valid cachelet pointers to the addressed cachelet, and

assigning remaining data requests to unused cachelets according to a default assignment scheme.

17. The cache assignment method of claim 16, further comprising:

determining whether any of the cachelet pointers conflict with any other cachelet pointers,

forwarding any data requests associated with non-conflicting cachelet pointers to cachelets identified by the respective pointers.

18. The cache assignment method of claim 16, further comprising:

if a conflict occurs among cachelet pointers, forwarding one of the data requests associated with a conflicting cachelet pointer to the identified cachelet, and

reassigning data requests associated with remaining conflicting cachelet pointers to unused cachelets.

19. A cache comprising:  
a plurality of independently addressable cachelets,  
means for distributing multiple loads among the cachelets in a single clock cycle.
20. A cache system, comprising:  
the cache of claim 19 provided as a first layer of cache, and  
a second layer of cache to receive a load that misses the cachelet to which it was  
assigned.
21. The cache system of claim 20, wherein the second layer of cache is a system  
memory.

370442\_1 DOC